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The Scheme Machine is one of several design projects of the Digital Design Derivation group at
Indiana University. It differs from the other projects in its focus on issues of system design and its
connection to surrounding research in programming language semantics, compiler construction,
and programming methodology underway at Indiana and elsewhere. The genesis of the project
dates to the early 1980s, when digital design derivation research branched from the surrounding
research effort in programming languages. Both branches have continued to develop in parallel,
with this particular project serving as a bridge. However, by 1990 there remained little real inter-
action between the branches and recently we have undertaken to reintegrate them.
On the software side, researchers have refined a mathematically rigorous (but not mechanized)
treatment starting with the fully abstract semantic definition of Scheme and resulting in an effi-
cient implementation consisting of a compiler and virtual machine model, the latter typically real-
ized with a general purpose microprocessor. The derivation includes a number of sophisticated
factorizations and representations and is also deep example of the underlying engineering method-
ology.
The hardware research has created a mechanized algebra supporting the tedious and massive
transformations often seen at lower levels of design. This work has progressed to the point that
large scale devices, such as processors, can be derived from first-order finite state machine specifi-
cations. This is roughly where the language oriented research stops; thus, together, the two efforts
establish a thread from the highest levels of abstract specification to detailed digital implementa-
tion.
The Scheme Machine project challenges hardware derivation research in several ways, although
the individual components of the system are of a similar scale to those we have worked with before.
The machine has a custom dual-ported memory to support garbage collection. It consists of four
tightly coupled processes---processor, collector, allocator, memory---with a very non-trivial synchro-
nization relationship. Finally, there are deep issues of representation for the run-time objects of a
symbolic processing language.
The research centers on verification through integrated formal reasoning systems, but is also
involved with modeling and prototyping environments. Since the derivation algebra is based on an
executable modeling language, there is opportunity to incorporate design animation in the design
process. We are looking for ways to move smoothly and incrementally from executable specifications
into hardware realization. For example, we can run the garbage collector specification, a Scheme
program, directly against the physical memory prototype, and similarly, the instruction processor
model against the heap implementation.
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